We introduce a framework for mapping NP-Hard problems to adiabatic quantum computing (AQC) architectures that are heavily restricted in both connectivity and dynamic range of couplings, for which minor-embedding -the standard problem mapping method -cannot be directly applied. Separating the mapping into two distinct stages, we introduce problem-specific reductions for both quadratic unconstrained binary optimisation (QUBO) and satisfiability (SAT) and develop the subdivision-embedding method that is suitable for directly embedding onto these heavily restricted architectures. The theory underpinning this framework provides tools to aid in the manipulation of Ising Hamiltonians for the purposes of Ising energy minimisation, and could be used to assist in developing and optimising further problem mapping techniques. For each of the problem mapping methods presented, we examine how the physical qubit count scales with problem size on architectures of varying connectivity.
normally performed using minor-embedding [29, 30] . Qualitatively, in minor-embedding logical spins are 'stretched out' to form clusters of physical spins (where the spin representation is used to describe qubits) which are coupled tightly enough to act as single logical spins for the purposes of AQC. Thus, the range of allowable coupling strengths and degree of connectivity in a physical architecture limits the variety of problems that can be directly mapped using minor-embedding, and in more heavily constrained architectures can entirely prevent minor-embedding from being directly applied.
A range of approaches targeted at alleviating architectural limitations of dynamic range have been developed within the AQC literature. Quantum annealing correction has been shown to effectively increase dynamic range by allowing a quantum device to more robustly operate at lower energy scales in the presence of thermal noise [31, 32] . Several techniques based on engineering the quantum adiabatic algorithm have been shown to improve control errors [33] . A method that finds representations of Ising energies with large classical energy gaps between ground and first excited states has also been shown to reduce control errors [34] . Alternatively, for more restricted architectures, an AQC architecture based on a triangular lattice with settable local magnetic fields and {0, ±J} coupling strengths has been shown to be capable of embedding max-independent-set problems [35] .
Here we develop an alternative AQC problem mapping method to minor-embedding called subdivision-embedding, which is tailored towards heavily restricted architectures. In contrast to minor-embedding where logical spins are 'stretched out' so that they are represented by clusters of physical qubits, subdivision-embedding stretches out logical couplings to chains of physical qubits. In the context of graph theory, subdivision-embedding is a topological concept related to the graph homeomorphism problem [36] , which was shown to be solvable in polynomial time for fixedsize undirected input graphs [37] . Subdivision-embedding on a physical architecture for AQC requires particular parameter settings, for which ferromagnetically-coupled ancilla spins have been proposed to propagate couplings [35] . We formally combine and extend these ideas to a general subdivision-embedding method for AQC. We then introduce reduction techniques for QUBO and SAT problems and show how they can be used in conjunction with subdivisionembedding to map these problems to architectures with constraints as restrictive as follows: each spin couples to a maximum of three other spins, coupling strengths consist of only {0, ±J} (unit coupling strengths) and spins have no local magnetic fields. The reduction technique used for QUBO reduces the number of couplings needed for any particular spin by replacing the spin with a cluster of spins, which increases the total number of required spins. This technique is general and can be applied to problems non-specific to QUBO.
Our results provide explicit methods for mapping arbitrary QUBO or SAT instances to AQC architectures with heavily restricted dynamic range, and is thus in principle applicable to a wider range of architectures than current methods. This increases the plausibility of such restricted architectures being useful for AQC and could potentially develop into more efficient methods of embedding particular problems onto less constrained architectures as well. We provide a theoretical basis that could aid in the development of further architecture embedding techniques. For example, formalised concepts such as effective coupling strength and edge influence may help with analysing clusters of spins within Ising spin glasses relating to the ground state, and the complete degree reduction transformation can be used to reduce local connectivity of an Ising spin glass encoding a problem. Since qubits, in general, are difficult to implement and the qubit count is typically inversely correlated with the energy gap in the quantum adiabatic algorithm, we perform qubit scaling analyses for both QUBO and SAT problem embeddings. Additionally, to help inform architecture design, we compare the embedding efficiency on architectures of varying connectivity. For the special case of grid-like architectures with crossings, we demonstrate an efficient and deterministic subdivision-embedding for SAT problems which greatly reduces both time and space complexity overheads when compared to heuristic embedding algorithms. This paper is organised as follows. In Section 2 we introduce a pipeline that is used to help break down the process of mapping a problem onto a physical architecture into two primary stages: the reduction stage and the embedding stage. The embedding stage, which utilises subdivision-embedding, is the same for both problem classes and is described in more detail in Section 3. The reduction stage is described for QUBO problems in Section 4 and for SAT problems in Section 5. An analysis of how the mapping procedure for QUBO and SAT scales with respect to problem size is provided in Section 6. A proof for subdivision-embedding is provided in Appendix A. A proof for the complete degree reduction used for QUBO problems is provided in Appendix B and its complexity analysis is provided in Appendix C. Ising Energy Minimization Figure 1 : A simplified pipeline for preparing a problem to be solved by AQC. A problem is reduced to a standardised Ising input Hamiltonian and then embedded in a quantum architecture by transforming the input Hamiltonian to an embedded Hamiltonian. In the last two stages, the problem has been reduced to the problem of Ising energy minimisation.
In order to solve a problem using AQC on a particular architecture, it can be pre-processed according to Figure 1 . Broadly, this pre-processing can be separated into two stages: the reduction stage and the embedding stage.
The reduction stage transforms a given problem (which can take various forms) into an Ising energy minimisation problem over logical Ising 'spins', where the Ising Hamiltonian satisfies any constraints that may be required for an embedding algorithm to then map directly onto the architecture. We call an Ising Hamiltonian in this form the input Hamiltonian. The Ising energy minimisation problem can be described as finding a spin configuration Z := (Z 1 , . . . Z N ) that minimises the cost function defined by an Ising Hamiltonian
where Z i ∈ {−1, +1} is an eigenvalue of the Pauli Z operator on spin i, h i are corresponding local fields, J ij are coupling strengths, and the first sum is over all pairs of spins ij. With this sign convention, J ij > 0 corresponds to a ferromagnetic interaction. An Ising Hamiltonian H, may be canonically represented by an Ising graph G = (V, E), where each vertex represents a spin i ∈ V and is weighted by the local field h i , and each edge ij ∈ E represents a coupling and is weighted by the coupling strength J ij (as shown in Figure 2 ). We call the Ising graph representation for the input Hamiltonian the input graph and for the programmable Ising Hamiltonian of the architecture the hardware graph. For a particular vertex, the number of adjacent vertices is called its degree and a graph is called a cubic graph when all vertices have degree three.
The embedding stage uses an embedding algorithm to map the input Hamiltonian directly onto a physical architecture, resulting in a modified input Hamiltonian called the embedded Hamiltonian. This typically involves taking the logical spins in the input Hamiltonian and representing them with physical qubits in the embedded Hamiltonian, with coupling and local field strengths chosen such that ground states of the input Hamiltonian can be recovered from the ground states of the embedded Hamiltonian. Step 1: Reduction
Step 2: Embedding Ising Energy Minimization Figure 3 : Detailed pipeline to prepare a problem for AQC implementation on restricted and unrestricted architectures. A problem instance must be reduced to an Input Hamiltonian H in before it is embedded as H emb on a quantum processor. These Hamiltonians may be equivalently thought of as Ising Graphs G in and G emb respectively. The constraints of the quantum architecture dictate the choice of embedding method (subdivision-embedding on the left, minor-embedding on the right), which in turn determines the reduction procedure.
In order to precisely describe problem embedding, it can be useful to separate the topological aspects of embedding (the topological mapping) from the problem of assigning the appropriate coupling and local field strengths to an embedded Hamiltonian (the parameter-setting problem). For subdivision-embedding, the topological definition is as follows.
Definition 1 (Subdivision-Embedding). A subdivision-embedding of a graph G in a graph F is a sequence of edge operations that each replace an edge ik in G with a vertex j and two incident edges ij and jk such that the resulting graph, denoted by G emb , is isomorphic to a subgraph of F . We call G emb the embedded graph.
An example of the difference between subdivision-embedding and minor-embedding at a topological level is shown in Figure 4 . In subdivision-embedding, the logical spins of the input Hamiltonian are mapped one-to-one onto physical qubits of the hardware graph, while in minor-embedding, they are mapped one-to-one onto highly-ferromagnetic clusters of qubits. The topology of a subdivision-embedding can always be used as a minor-embedding, however the converse is only true for input graphs with vertices of at most degree three. An important constraint for subdivisionembedding is that the degree of the input graph vertices must be smaller than or equal to the degree of the corresponding image vertices of the hardware graph. This degree constraint is addressed in the QUBO and SAT reduction stages introduced in Sections 4 and 5 respectively, which are designed to produce input graphs satisfying it. Figure 4 : Subdivision-embedding (left) vs minor-embedding (right), of an Ising input graph (centre). In the subdivision-embedding, the logical spins are mapped one-to-one onto physical spins, while in minor-embedding, they are mapped to highly-ferromagnetic clusters. It is always possible for the topology of a subdivision-embedding to be used as a minor-embedding, but the converse is not always true unless the input graph vertices have at most degree three. Colour online.
Coupling and local field strength parameters need to be set in the embedded graph such that its ground state recovers the ground state of the input graph. In Definition 2 below we define the effective coupling strength. We show in Appendix A that transformations on spin chains (see Def. A.4) with no local fields that preserve the effective coupling strength ensure that the spin chain ground states of leaf (end) spins and the first-excited state energy penalty are preserved.
Definition 2 (Effective Coupling Strength). The effective coupling strength between leaf spins of a spin chain Q with no local fields is defined as
where J ij are coupling strengths of the edges along the spin chain, and p is the number of these edges with negative coupling strengths.
We further show the following four edge replacement operations (Corollaries A.1-A.4) preserve effective coupling strength and can potentially be used as steps in subdivision-embedding algorithms that include parameter-setting.
• Identity (Corollary A.1): A single edge with coupling strength J is replaced by a chain of two edges with coupling strengths J and J where J ≥ |J| and vice versa.
• Inverse (Corollary A.2): A spin chain of two edges with negative coupling strengths J 1 and J 2 is replaced with a single edge with coupling strength min{|J 1 |, |J 2 |} and vice versa.
• Commutativity (Corollary A.3): A spin chain of two edges is replaced with another spin chain of two edges where the coupling strengths for each edge have been swapped.
• Parity Commutativity (Corollary A.4): A spin chain of two edges is replaced with another spin chain of two edges where the sign of each edge has been swapped.
In particular, the identity operation provides a straightforward way for edges of the input graph to be subdivided for subdivision-embedding onto a hardware graph with uniform dynamic range of coupling strengths. Although in cases of more complicated coupling strength restrictions (e.g. some edges within the embedded graph can only have negative coupling strengths), a search algorithm that iteratively tries different available coupling strengths in the hardware graph with the above operations can help determine compatible coupling parameters.
Reduction of the QUBO problem
(a) Degree 4 to 3 (b) Degree 5 to 4 Figure 5 : Two graphs produced after degree reducing a single vertex. These reductions were verified through simulation of graphs with unit coupling strengths. Shaded vertices represent spins that are logically equivalent to the initial spin and unshaded vertices represent ancilla spins. (a) Initial vertex of degree four transformed to a graph with vertices of degree three. (b) Initial vertex of degree five transformed to a graph with vertices of degree three and four.
In order for a problem to be subdivision-embedded, it is required to first be in the form of an input graph such that the degree of its vertices are less than or equal to the degree of hardware graph vertices that they will be mapped to in the embedding. Additionally, the coupling strengths of the input graph are required to be sufficiently bounded to be expressible with the couplings in the hardware graph. Here we introduce a method for transforming an arbitrary QUBO instance to the form of a valid input graph for direct subdivision-embedding onto a cubic hardware graph with limited dynamic range. QUBO forms the basis of a framework that unifies a wide variety of combinatorial optimisation problems. It consists of problems in which a cost function
is to be minimised over binary variables (x 1 , . . . , x n ) ∈ {0, 1} n . Using the substitution Z i = 1 − 2x i , this cost function can be transformed into the form of an Ising Hamiltonian shown in Eq. 1 called the problem Hamiltonian H p with associated problem graph G p , such that the solution to the QUBO problem is encoded in its ground state. To reduce the problem graph into the form of a valid input graph, we initially reduce the range of coupling strengths in the problem graph by distributing large couplings over multiple edges, which increases the degree of the vertices. The degree of the vertices are then reduced using a degree reduction procedure, which increases the number of vertices to compensate.
The dynamic range of edges in the problem graph can be reduced by replacing an edge possessing coupling strength J with multiple edges that are assigned smaller coupling strengths which sum to J. If the coupling strengths do not divide evenly into the desired hardware graph coupling strengths, then they can be scaled before dividing. As an example, take a hardware graph with unit coupling strengths. If the problem graph has coupling strengths {0.1, 0.23, −0.5}, then they can be scaled to {10, 23, −50}. This allows the edges of the problem graph to be readily divided into multiple edges with unit coupling strengths. The number of edges can be traded off with accuracy by rounding to an appropriate precision. For example, approximating 0.23 ≈ 0.2 allows the coupling strengths to be scaled to {1, 2, −5} which divides into fewer edges of unit coupling strength.
When the problem graph has the desired dynamic range of the hardware graph, the degree of its vertices can be reduced by applying a series of graph transformations. Initially, a complete degree reduction transformation (defined below) can be recursively applied to reduce any vertex of finite degree to a graph of vertices with at most degree five. Then two degree reduction transformations, shown in Fig. 5 (which were verified through simulation using unit-couplings) can be applied to further reduce the graph to vertices of at most degree three. Complete degree reduction directly follows from Theorem B.1 and is defined as follows. Definition 3 (Complete Degree Reduction - Figure 6 ). A spin u in an Ising lattice with couplings J uvi to neighbouring spins is replaced with a complete graph K N of N vertices with internal couplings satisfying J int ≥ max |J uvi |, where each vertex of K N is adjacent to at most N/2 neighbours of u.
The ground states of the Ising lattice will remain unchanged when the spin states of K N are identified with the spin state of u. For an Ising graph, this transformation replaces a vertex of high degree with a graph of vertices of lower degree such that the ground state of the original graph can be determined by the ground state of the transformed graph. The intuition is that the vertices that replace the original vertex are coupled strongly enough so that the spin states act as a single logical spin state. An example of the full reduction process for unit coupling strengths is shown in Figure 7 .
The proof for complete degree reduction uses the assumption that the Ising Hamiltonian is in the form of a ZZ Ising Hamiltonian which has only 2-local terms and is defined as
However, as shown in Fig. 8 , an ancilla spin z can be used to transform any Ising Hamiltonian with non-zero local fields to a ZZ Ising Hamiltonian. This can be achieved by coupling spins to the ancilla and setting the coupling strengths to the corresponding desired local field strengths. If the value of the ancilla is +1 then the local fields are already effectively applied, if it is instead −1 then the rest of the spins can be flipped to effectively apply the fields. This is due to the spin flip symmetry of the ZZ Ising Hamiltonian.
Reduction of the satisfiability problem
In this section, the reduction of satisfiability (SAT) to a subdivision-embeddable input graph satisfying the relevant degree and coupling strength requirements is demonstrated. SAT was the first problem shown to be NP-Complete by Cook and Levin [38] in 1971, and is a fundamental NP-Complete decision problem (with a yes/no answer) to which many other problems in NP may be reduced in a polynomial number of steps.
A typical SAT problem instance consists of a logical formula φ containing boolean variables x i (and their negations x i ) linked by the logical connectives and (∧) and or (∨). Each variable x i and its negation x i are distinguished as separate literals corresponding to the same variable. We will assume that every SAT problem instance is expressed in conjunctive normal form (CNF) -that is, a form where the variables are grouped into disjunctive clauses (x 1 ∨ x 2 ∨ · · · ∨ x k ), while the clauses themselves are conjunctively linked. An example of such a problem instance is
which will be used in the remainder of this section as an aide to illustrate the reduction process. The solution to a SAT instance answers the following question. Does there exist a satisfying assignment x i ∈ {0, 1} for all i, such that φ evaluates to 1 (i.e. true)? If such an assignment exists, φ is said to be satisfiable, otherwise it is unsatisfiable. Since clauses are conjunctively linked, a SAT instance is satisfiable only when each clause can be simultaneously satisfied. It can be easily verified that the example in Eq. 5 is satisfied by the assignment (x 1 , x 2 , x 3 , x 4 ) = (0, 1, 1, 0).
A special case of SAT is k-SAT, which restricts each clause to have exactly k variables. One of the most widely studied variants is 3-SAT, which still remains NP-Complete. For large instances, the hardest 3-SAT instances have a clauseto-variable ratio of 3.52 ≤ r ≤ 4.51 [39] . There has been considerable research into fast classical algorithms for solving 3-SAT, and in the worst-case clause-to-variable ratio, state-of-the-art algorithms scale as O(1.008 n ), where n is the number of variables. Another closely related variant on SAT, which will be used in our reduction, is NAE-SAT (not-all-equal SAT). This variant is similar to SAT, except that each clause returns true if and only if it contains literals that differ in logical values.
Related work
Due to its ubiquity in complexity theory, there have been several previous results on mapping variants of satisfiability to an adiabatic quantum computer. A straightforward 3-SAT mapping was described in Farhi's [7] seminal paper on adiabatic quantum computing, requiring 3-local couplings. Another well-known 3-SAT reduction involves first reducing 3-SAT to the graph-theoretic problem of max independent set [40] and then to an Ising Hamiltonian with local fields. There is also some literature on the mapping of NAE-3-SAT to unit-coupling Ising models [33, 41] , as well as a comparison between local and global embedding methods for this mapping [42] . In this paper, we demonstrate a full reduction of a general SAT instance to a unit-coupling Input graph without local fields. This allows us to take arbitrarily complicated SAT instances and solve them on heavily restricted AQC architectures.
Composition of constraint Hamiltonians
In SAT, each clause imposes a constraint, and each constraint must be simultaneously satisfied if the entire SAT instance is to be satisfiable. This constraint can be mapped on to the problem of Ising energy minimization (shown in Eq. 1) with the analogy that each clause corresponds to a constraint Hamiltonian which achieves its ground state if and only if the clause is satisfied. Before presenting the specific reduction, it is useful to first talk in generality about how large constraint Hamiltonians may be constructed from smaller ones. Figure 9 : Ising graphs corresponding to the Hamiltonians in Eqs. 7−8, with local field and coupling strengths shown beside their respective vertices and edges. Note that the states of spins Z c1 and Z c2 are common to both subsystems. This means that if there are pairs of ground states of H A and H B where the spin states of Z c1 and Z c2 agree, the ground states of H A + H B will comprise those pairs, as shown in Figure 10 .
Let H A and H B be Ising Hamiltonians acting on two sets of spins Z
We will also assume that these sets are not necessarily disjoint, so that there is a set of overlap spins 
If E A 0 and E B 0 are the ground state energies of H A and H B respectively and E is the Ising energy of H, then in general, E ≥ E A 0 + E B 0 , with equality only when H A and H B are simultaneously in their respective ground states. For this to be the case, there must exist a pair of ground states of H A and H B that agree on the set of overlapping spins Z C . As a simple illustration, consider the two spin Hamiltonians
These systems can be described graphically as anti-ferromagnetic triangles as in Fig. 9 , with spins biased downwards in H A and biased upwards in H B . In the aggregate Hamiltonian H = H A + H B , the local fields of the overlap spins {Z ci } have cancelled out to zero.
The ground states of H A and H B are shown on the left and right respectively in Figure 10 . In the aggregate system H = H A + H B , the ground states are composed of only the pairs of ground states of H A and H B which agree on the overlap spins Z C . While this specific example contains ground state pairs which agree on the overlap spins, this will not always be the case. If there does not exist a pair of ground states of H A and H B that agree on the overlap, then E > E A 0 + E B 0 , which is to say that in the ground state of H, at least one of H A and H B must be in an excited state. In such a situation, if H A and H B were encoding constraints, then at least one of the constraints must have been violated. Conversely, if E = E A 0 + E B 0 , all constraints will have been satisfied.
Reduction Step 1: SAT → NAE-SAT
The first step of the reduction is to reduce SAT to (not-all-equal) NAE-SAT. The purpose of this reduction is to introduce negation-symmetry, a property that is present in Ising Hamiltonians in the form of spin-flip symmetry, but not present in SAT.
A NAE clause is satisfied if not all literals in the clause have the same boolean value. For example, NAE(1, 1, 1) is an unsatisfied NAE clause, while NAE(1, 0, 1) and NAE(0, 1, 0) are both satisfied. The reduction from SAT to NAE-SAT involves the introduction of a single global ancillary Boolean variable (denoted y) to each clause, i.e.
The original SAT instance φ and the resultant NAE-SAT instance φ are logically equivalent in the sense that φ is satisfiable if and only if φ is satisfiable. Thus, a SAT problem instance can be solved by solving its corresponding NAE-SAT instance. Applying the transformation in Eq. 9 to Eq. 5,
Note that each SAT clause with k variables becomes a NAE-SAT clause with (k + 1) variables. 
Reduction Step 2: Encoding NAE-SAT in Ising Constraint Hamiltonians
Once SAT has been reduced to NAE-SAT, it is possible to map it to a unit-coupling Input Hamiltonian made up of constraint sub-Hamiltonians. We will also refer to these sub-Hamiltonian as gadgets. We require two types of gadgets: one for clauses and one for variables. The clause-gadgets are constructed such that their ground states correspond precisely to all the possible satisfying assignments a NAE clause can have. Their topology is represented by linked triangles as shown in Fig. 11a-11c , where a k-variable NAE clause requires (k − 2) triangles. The Hamiltonian for a k-variable NAE clause can be written
where the spin variable Z i,j ∈ {−1, +1} corresponds to the jth spin in the ith linked triangle (see Figures 11a-11c ). The spins Z 1,1 , Z k−2,3 , and Z i,2 for 1 ≤ i ≤ k correspond to logical variables in the NAE clause, while the rest are ancilla variables.
The motivation for the structure of the clause-gadgets is the ability to recursively split up NAE-clauses by interjecting a local ancilla variable, as in
until each NAE clause has been broken down to a 3-variable clause. Each 3-variable NAE clause becomes a triangle as shown in Fig. 11a-11c , and the ancillary variable links them together. The variable-gadgets are constructed such that their ground states encode the number of occurrences of a variable and its negation, thus enforcing the internal logical consistency of a variable. These have the topology of a comb with bristles, where the sign of the coupling on each bristle corresponds to whether the variable appears as itself or its negation, as in Fig. 11d . The variable-gadget is designed to have a non-degenerate, non-frustrated ground state, where all the spins along the base of the bristle (the shaded spins in Fig. 11d ) have the same spin state and represent the Boolean value of the variable.
The gadgets are then stitched together as in Fig. 12 to create a composite Hamiltonian that encodes all of the constraints in the NAE-SAT instance. The pictured reduction is far from unique. For example, by changing the ordering of the variable/clause-gadgets, it may be possible to construct input graphs with lower crossing numbers.
The ground states of the resulting Ising graph will have spin flip symmetry, but only the solution corresponding to the Boolean assignment y = 0 will directly correspond to a solution to the original SAT instance. If y = 1, the solution to the SAT instance can be recovered by negating the value of the other variables. . Solid edges correspond to ferromagnetic J = +1 coupling strengths, while dotted edges correspond to antiferromagnetic J = −1 coupling strengths. The variable-gadgets are colour coded. The Ising graph is shaded according to a particular solution, with shaded vertices corresponding to a spin state of +1 (Boolean 0) and unshaded vertices corresponding to a spin state of −1 (Boolean 1). Directly reading off the Boolean states for x 1 , x 2 , x 3 , x 4 yields (1, 0, 0, 1), but since y has the Boolean value of 1, the solution to the corresponding SAT instance requires the negated Boolean values (x 1 , x 2 , x 3 , x 4 ) = (0, 1, 1, 0).
Embedding and scaling
The runtime for the quantum adiabatic algorithm tends to increase with the number of qubits. This is because it scales as the inverse square of the gap between the ground and excited states, which generally decreases as the number of qubits increases. To help inform the architecture design process, we look at various architecture layouts and compare embedding efficiency between them. We then quantify how the amount of physical quantum resources of embedding scales with the size of QUBO and SAT problems. Additionally, we develop an efficient and deterministic subdivisionembedding for SAT problems onto grid-like architectures with crossings. This embedding procedure significantly reduces both time and space complexity overheads when compared to heuristic embedding algorithms.
Architectures
Hardware graph layouts are required to have some degree of non-planarity in order to embed arbitrary NP-Complete Problems. This can be accomplished using either three-dimensional architectures, or crossing couplings in twodimensions [43, 44] . The amount of connectivity within a hardware graph plays a large role in the efficiency of problem embedding sizes. Here, we briefly introduce three hardware graph layouts with distinct connectivity that we perform embedding size scaling analysis on in the next section.
(a) Chimera [45] (b) Kuratowski [43] (c) Barahona [44] Figure 13: Hardware graphs representing the topology of physical architectures. The hardware graphs are assumed to be unbounded, allowing size constraints to be ignored.
The first hardware graph layout is the Chimera graph shown in Fig. 13a , that represents D-Wave's primary quantum annealing architecture [45] . It is a 6-regular graph composed of interlinked K 4,4 bipartite 'unit-cells' and has dynamic range that is significantly larger than potential restricted architectures, such as those with unit coupling strengths. This makes it comparatively straightforward to embed a wide range of input graphs. As such, it is one of the most extensively researched hardware graphs [30, 46, 47, 48, 49] , and forms a standard against which other hardware graphs may be compared.
The layouts shown in Fig. 13b and Fig. 13c are examples of more restricted hardware graphs, which we refer to as the Kuratowski and Barahona hardware graphs respectively. They are 5-regular graphs with shorter-range couplings than the Chimera graph, making them more suitable for physical implementations with short-range couplings, such as phosphorus donors in silicon [50] or quantum dots [51] . Although more restrictive graphs are possible, these particular graphs were chosen because of their historical significance. The Barahona graph was the first to be used to prove that the unit-coupling Ising problem on a three-dimensional grid is NP-Complete [44] , while the Kuratowski was used to extend this result to general non-planar graphs [43] .
Direct embedding scaling
In order to gauge the effectiveness of subdivision-embedding on different hardware graphs, randomly-generated cubic input graphs were subdivision-embedded on the Chimera, Barahona and Kuratowski architectures shown in Figure 13 . We use cubic graphs as a benchmark due to them having the lowest possible vertex degree such that they are still capable of encoding arbitrarily difficult problems, while also being directly subdivision-embeddable onto arbitrary hardware graph layouts with sufficient connectivity for encoding NP-Hard problems [43, 44] . In addition, input planar (capable of being embedded on a plane without edges crossing) and non-planar input graphs were compared. Although the planar graphs tested are incapable of encoding NP-Complete problems on unit-coupling architectures, they nonetheless approximate a lower-bound to the topological complexity of an input graph. These embedding studies were performed using an implementation of a minor-embedding heuristic developed by Cai et al. [46] . Although this algorithm was specifically intended for minor-embedding, for the case of input graphs with vertices of maximum degree three, the minor and subdivision-embeddings are topologically equivalent. For cubic input graphs of size |V | ∈ {6, 8, . . . , 30}, up to 100 unique planar and non-planar instances were examined (unless all unique graphs of a certain size had already been exhausted). In order to find near-optimal embeddings, the heuristic algorithm was run for 100 iterations on progressively larger hardware graphs for each input graph and the smallest embedding was chosen.
The scaling results are shown in Fig. 14 and Table 1 . These results indicate that directly embedding cubic graphs onto physical architectures using the heuristic minor-embedding algorithm yields a quadratic overhead on the number of qubits.
Scaling of QUBO reduction and embedding
The complete degree reduction presented in Theorem B.1 is a starting point for the reduction of QUBO problems, but it is likely that more efficient reductions are possible. As a reference point for future comparison, a scaling relation for the size of the transformed problem graph with respect to the input graph is determined, as well as upper bounds for the total number of physical qubits required with respect to complete input graph size. Figure 14 : A scatter plot of resulting embedded graph sizes within Chimera, Barahona and Kuratowski hardware graph layouts with respect to planar and non-planar cubic input graph sizes. These embeddings were determined using the minor-embedding heuristic algorithm [46] . A minor-embedding algorithm can be used for subdivision-embedding here because the embeddings are topologically equivalent for cubic input graphs. For each data point, up to 100 unique planar or non-planar input graph instances were examined (unless all unique graphs of a certain size had already been exhausted). For each input graph, the heuristic algorithm was run on progressively larger hardware graphs for 100 iterations and the smallest embedding was chosen. Each fitted curve shown is quadratic. Table 1 : This table shows the leading orders of the fitted quadratic curves for qubit counts required to subdivisionembed cubic input graphs of |V | vertices onto the Chimera, Barahona and Kuratowski hardware graphs corresponding to the data shown in Figure 14 .
Given a single vertex representing a spin with degree D 0 (see Appendix C), the function for complete degree reduction transforms the vertex into a number of vertices scaling log-linearly as
with proof provided in Appendix C. Since this transformation is recursive in nature, one might initially expect the number of vertices to scale exponentially. However, the number of vertices after each application of the reduction transformation has a square root dependence on the degree prior to transformation, which after repeated applications, effectively cancels the exponential behaviour. An example of this relation is shown in Figure 15 .
To compare resource requirements between classical and quantum methods, we examine the relationship between classical input size of a problem and the number of vertices after degree reduction to 3-regular. An arbitrary problem that can be represented as a ZZ Ising Hamiltonian has N boolean variables and N (N − 1)/2 interactions, where after scaling, each interaction has integer coupling strengths ranging between −M and M and can be represented with log 2 (2M + 1) bits. Thus, a precise encoding of an arbitrary instance of the problem requires
classical bits. Figure 15 : Qubit count upper-bounds after degree reduction of a single spin to a cluster of physical spins of at most degree three. These results were calculated by recursively applying the complete degree reduction transformation and the transformations shown in Fig. 5 to an initial single vertex until all transformed vertices have degree less than or equal to three.
We will now show how degree reduction to an input graph of maximum degree three from an arbitrary problem graph with integer coupling strengths scales with respect to N and M . We consider two cases relating to the replacement of edges of larger coupling strengths with edges of smaller coupling strengths as discussed in Section 4. First, consider the case where the problem graph edges are not required to be reduced (e.g. the hardware graph edges are capable of integer coupling strengths). After applying the degree reductions to all N vertices, by Eq. 105, the problem graph is replaced with an input graph of order
Second, consider the case where the problem graph edges are reduced to edges with unit coupling strengths. Each edge is replaced by up to M edges. So each vertex will be incident to at most M (N − 1) edges. After applying the degree reductions to all N vertices, by Eq. 105, the problem graph is replaced with an input graph of order
We can obtain further scaling relations between the sizes of these problem graphs and the physical embedded hardware graphs by squaring the number of vertices to account for the embedding stage (from the relations shown in Table 1 ). It is important to note that the order of scaling will likely be improved by using tighter upper bounds in the complexity calculations and by applying optimisations to the algorithm.
To get a sense of how many physical qubits could be required in a worst-case scenario, we will go through an example for reducing a complete problem graph with integer coupling strengths and no local fields to an input graph with unit-coupling strengths, no local fields and vertices of maximum degree three, and then finally embedding it into an architecture with unit-couplings and no local fields. For a complete problem graph with k-bit coupling strengths and N vertices, after edge splitting to unit coupling strengths, each vertex is reduced to a vertex with at most degree (N − 1)2 k−1 , where one bit is reserved for sign. For this example we will let k = 6. Let T 3 [D] be the number of vertices after a reduction to a graph with at most degree three from a single vertex of degree D, calculated using a recursive algorithm and shown in Figure 15 . Then we can write the total number of vertices in the cubic input graph as N T 3 [32(N − 1)]. To then get the number of physical qubits in an embedding, the quadratic best-fits for embedding random non-planar cubic graphs into architectures shown in Table 1 and Fig. 14 Figure 16 .
Since the aim of this paper is to lay the foundations for mapping QUBO problems to heavily restricted AQC architectures, little attention has been given to optimisation. We expect that the resource requirements and scaling functions calculated in this section are sensitive to improvements that could lead to significant resource savings can be expected. Table 1 , which are for Chimera 0.032x 2 + 0.7x, for Barahona 0.118x 2 − 0.9x, and for Kuratowski 0.191x 2 − 3.0x where x is the size of the graph after the reduction stage. The value for x is computed as x = N T 3 [2 5 (N − 1)], where N is the number of qubits in the initial problem graph and T 3 [D 0 ] is the number of qubits resulting from degree reducing a single vertex of degree D 0 to a graph of at most degree three. The values for T 3 [D 0 ] are assigned according to the results shown in Fig. 15 which were computed by recursively applying degree reduction.
Scaling of SAT reduction and embedding
After reducing a C-clause k-SAT instance to a cubic input graph for subdivision-embedding, it can be shown that the number of vertices required is at most
using the constructions shown in Section 5. To subdivision-embed the cubic input graph into a hardware graph, one option is to use a minor-embedding heuristic, which for the specific algorithm used in this work [46] has resource scaling shown in Figure 14 . However, for particular hardware graph layouts, such as a regular grid with next-nearest neighbour interactions, it is possible to deterministically subdivision-embed SAT in a way that fully utilises the available crossings by braiding the variable-gadgets, as shown in Figure 17 . In this embedding, the details of which are given in Algorithm 1, the variable-gadgets are interwoven according to an assigned priority, while the clause-gadgets are horizontally spaced to match the placement of the variable-gadgets. Since each variable-gadget occupies the equivalent of a single row and the clause-gadgets occupy a total of two rows, the maximum required vertical dimension of the grid is (n + 3), where n is the number of distinct variables in the SAT instance, and accounting for the extra ancilla variable. The horizontal length of the embedding of a C-clause k-SAT instance is required to be at most twice the number of variable appearances in the SAT instance, i.e. 2Ck. This is because braiding is only a nearest-neighbour pairwise operation, so two braiding operations are required for every variable-gadget to have a chance to braid up or down (see for example, columns six to eight in Figure 17a ). Thus, a loose upper-bound for the number of qubits In the second stage, the variable-gadgets are trimmed according to the number of clauses they actually span, and couplings are introduced. They may also be braided downwards to fill gaps, resulting in a more compact embedding. Further optimisations could also be applied to reduce qubit resource requirements. Fig. 17a ). Trim excess edges, add couplings and apply minor optimisations (see Fig. 17b ). required to embed a C-clause, n-variable, k-SAT instance on a regular grid-like architecture with crossings is #qubits ≤ 2Ck(n + 3).
For an arbitrary SAT instance where the number of variables per clause is not constant, Ck may be replaced with the total number of variable appearances.
The algorithm for the braided subdivision-embedding shown in Fig. 17b begins by ordering all variable appearances within a SAT instance, and creating a priority queue which gives a variable higher priority if it appears earlier on in a SAT instance. Starting from the left-most column, the grid is then scanned left to right, column by column. For each column, the variables, ordered by priority, are either braided down, unbraided, or braided up in order of preference, and depending on available space in the next column. This all occurs within the shaded region of Figure 17a . It is only after this that the clause-gadgets and ancilla variable-gadget are attached in the three rows below. In the second stage of the embedding, the edges ending in degree-one vertices are trimmed until the embedding is topologically equivalent to the Ising input graph, and couplings are added.
In addition to providing more efficient embeddings, another advantage of this deterministic embedding is that the computation time required to find an embedding typically scales better than heuristic embedding methods. Due to requiring only one scan of the grid based on a priority queue, the time-complexity of the algorithm scales as the area of the grid, i.e. O(nCk). It is also generalizable (albeit less efficiently), to grid-like architectures with sparser crossings, such as the Kuratowski hardware graph. It is worth noting that clause ordering may affect qubit resource requirements, such as choosing an ordering that reduces the average horizontal distance each variable-gadget spans.
Conclusion
We developed techniques for mapping NP-Hard QUBO and SAT problems onto architectures with restrictive constraints where each spin couples to a small number of other spins, couplings consist of only unit coupling strengths i.e. {0, ±J}, and spins have no local magnetic fields. This was done by separating the mapping problem into reduction and embedding stages. For the embedding stage, subdivision-embedding was developed and the notion of effective coupling strength was introduced for the Ising energy minimisation problem, which is used to help set compatible hardware coupling strength parameters for subdivision-embeddings. For the reduction stage, the techniques used for QUBO and SAT differ. Complete degree reduction was introduced for QUBO that reduces the number of couplings required for a spin by replacing it with a fully connected cluster of spins in such a way that the cluster acts as a single logical spin. Constraint Hamiltonians were described for SAT that encode problem instances in cubic Ising graphs requiring only unit couplings and no local fields. For both QUBO and SAT reduction stage techniques, we examined how the physical qubit count scales with problem size on Chimera, Barahona and Kuratowski hardware graph layouts, each of which have distinct connectivity. Additionally, an efficient deterministic embedding method for SAT was introduced for an architecture layout of a grid with crossings. For mapping QUBO problems onto heavily restricted physical hardware, we determined upper-bounds for the required number of physical qubits. For realistic problem sizes, we expect optimisations (not considered here) could significantly reduce these resource costs. Additionally, due to the quadratic qubit scaling overhead of the heuristic minor-embedding method used, a more resource efficient embedding method could provide further reductions of embedding size. For SAT, embedding size reductions may be achieved through finding optimal clause orderings. The underlying theory for the techniques developed in this work could aid in transforming Ising graphs for the purposes of Ising energy minimisation and could potentially assist in the development and optimisation of current and future embedding methods.
Appendices A A proof of the correctness of subdivision-embedding
In the following section, spin layout concepts will be defined in the language of graph theory. A graph is a convenient representation that can describe the spin-spin topology and interaction strengths within a layout. We will show an equivalence property for spin chains based on an effective coupling strength, which will, in turn, be used to show four transformations that could potentially be used as steps in a subdivision-embedding algorithm. Most of the following definitions are summarised as examples in Figures A.1 and A.2 . Definition A.1 (Trimmed Path - Figure A.1b) . Let P be a non-trivial path or cycle with leaf vertices v 1 and v 2 or some vertex v 1 = v 2 respectively. We define the trimmed path of P to be the path remaining after removing v 1 and v 2 , or more precisely, the induced subgraph of P defined on the vertex set V (P ) − {v 1 , v 2 }, denoted T . In the case of a ZZ Ising Hamiltonian (i.e. with only 2-local interaction terms), the spin chain Hamiltonian of Q can be written as
where u and v are the leaf vertices, J ij are the edge weights, s i ∈ s Q are the inner spin states and k is the number of edges in Q.
Definition A.7 (Satisfied/Unsatisfied - Figures A.1f and A.1g ). We say that a spin chain Q is satisfied when the spin states of the leaf vertices z u and z v are chosen such that inner spin states can be assigned to reach a ground state of the Ising Hamiltonian H Q on Q. That is,
The state of Q is unsatisfied or broken otherwise. The act of choosing z u , z v ∈ {−1, 1} such that Q is broken is called breaking Q. The ground state energy of H Q is defined to be
The goal for this section is to show how spin chains can be modified such that their outer spin states in the ground state remain unchanged. We will additionally show that these modifications do not change the energy gap between the ground and first excited states. This energy gap is called the breaking penalty.
Definition A.8 (Breaking Penalty). Let E gs Q be the ground state energy of spin chain Hamiltonian H Q . The breaking penalty of the corresponding spin chain Q, denoted BP Q , is the smallest difference between E gs Q and the minimum Ising Hamiltonian value among broken states of Q. That is,
where z u and z v range over the spin states from unsatisfied states of Q. If there exists a constant c such that for all z u , z v ∈ {−1, 1},
then Q and Q are equivalent as defined in Definition A.9. 
where s Q and s Q are the inner spin states of Q and Q , and z and z are their respective outer spin states.
Assume that there exists a constant c such that for all z u , z v ∈ {−1, 1},
To Show:
Condition 1: z gs = z gs . Condition 2: If BP Q is the breaking penalty of Q and BP Q is the breaking penalty of Q then BP Q = BP Q . 
where E gs Q and E gs Q are the ground state energies of H Q and H Q .
Therefore the spin chains Q and Q are equivalent.
The following theorem describes how any spin chain Q without local fields is equivalent to an effective spin chain consisting of a single edge with coupling strength equal to the spin chain Q's effective coupling strength as defined in Definition 2. A consequence of this is that any two spin chains are equivalent when they share the same effective coupling strength. Theorem A.1 (Equivalence with Effective Spin Chain). Let Q be a spin chain with leaf vertices u and v, k couplings, p ≤ k of which are negative, so that its corresponding Hamiltonian is
Then Q is equivalent to an effective spin chain Q eff defined by the Ising Hamiltonian
where J eff Q is the effective coupling strength of Q as defined in Definition 2.
Proof. We aim to show that
which by Lemma A.1 would imply that Q and Q eff are equivalent spin chains. Note that z u z v ∈ {−1, +1}, so an expression for the minimum energy must be found for both cases. For convenience, define s 0 := z u and s k := z v , so that Eq. 26 may be written as
• Case 1: All edges satisfied. If we assign spins along the spin chain recursively as s i = sign(J (i−1)i )s i−1 for 1 ≤ i ≤ k, leaving s 0 = z u undetermined, then all edges along the spin chain are satisfied, since
So the spin chain attains its global minimum energy
and the relation between z v and z u is,
• Case 2: Smallest magnitude edge unsatisfied. If we start from the previous spin assignment but break a single edge along the spin chain by picking i such that |J (i −1)i | = min ij |J ij | and setting
then all edges are still satisfied except for J (i −1)i , which will contribute (+ min ij |J ij |) to the energy. With this assignment, the energy of the spin chain is
and the relation between z v and z u is z v = −(−1) p z u . Note that by construction, the assignment in Case 1:
is the only spin assignment that can simultaneously satisfy every edge, and it implies Equation 32 . Thus, by the contrapositive, if z v = (−1) p z u , then the spin assignment must break at least one edge, and since we have chosen the edge with the minimum coupling strength, E gs Q +2 min ij |J ij | must be the minimum energy attainable with z v = −(−1) p z u . These two cases cover all possible assignments to (z u , z v ), and can be summarized as
So by Lemma A.1, Q and Q eff are equivalent spin chains.
This theorem allows one to verify that two spin chains are equivalent by showing that their effective coupling strengths are equal. In particular, it can be used to prove the following properties of spin chains. B A proof of the correctness of degree reduction
In this section, we will proceed to prove the correctness of complete degree reduction described in Sec. 4, which enables an arbitrary problem graph to be reduced to an input graph suitable for subdivision-embedding. For the following definitions, let G be an induced subgraph of an Ising graph I and let V (·) and E(·) denote vertex and edge sets of a graph respectively, and let an edge e incident to vertices u and v be denoted by uv. When minimising the energy of an Ising graph, spin states of any induced subgraph can be influenced by its environment. We formalise this concept with the following definitions. Figure B .2b). The net influence of G is the sum over the edge influences of G, that is,
where E G are the external edges of G, z v ∈ z are the spin states of the environment of G and p(e) is the edge influence of e with respect to G. Similarly the net influence of a vertex u is defined as
where E u are the external edges of u. Hence the majority sign is +1 and the minority sign is −1 which means the majority edges are {v 1 , v 3 } and the minority edge is {v 2 }. Thus the net majority influence is P maj u (z v1 , z v2 , z v3 ) = 8 and the net minority influence is P min u (z v1 , z v2 , z v3 ) = −6. Since there is a positive net majority influence and the logical device consists of only a single vertex, the spin state Z u equal to +1 minimises the Ising energy. Figure B .2b). The net majority and minority influences are the sums of the majority and minority edge influences respectively, that is,
where E maj G and E min G are the majority and minority edges of G respectively and p(e) is the edge influence of e with respect to G. Similarly, the net majority and minority influences of a vertex u, denoted P maj u and P min u , is the sum of edge influences corresponding to majority and minority edges incident to u respectively, that is
where E maj u and E min u are the majority and minority edges of u respectively. Note that the net influence of a graph or vertex is equal to the sum of the net majority and minority influences, i.e. P G (z) = P maj G (z) + P min G (z) and P u (z) = P maj u (z) + P min u (z). 
where H I and H I are Ising Hamiltonians of I and I respectively.
The following theorem describes a degree reduction transformation. The intuitive idea is that the spins in the logical devices are coupled strongly enough such that the spin states act as a single logical spin. 
where the first term corresponds to the energy change due to internal edges and the second and third terms correspond to the energy change due to the external edge influences, and K ext is the largest magnitude of external edge coupling strengths and by construction is less than or equal to all internal edge coupling strengths.
To better understand the ground states of H (F ) I (z) for all 0 < F ≤ N , we will show that for P G (z) = 0,
and for P G (z) = 0,
To show the above statements, the following cases of F and P G (z) are considered separately:
Case 1: 0 < F < N/2, for P G (z) = 0 and P G (z) = 0, Case 2: N/2 ≤ F ≤ N, for P G (z) = 0, Case 3: N/2 < F < N, for P G (z) = 0, Case 4: F = N/2, for P G (z) = 0, Case 5: F = N for P G (z) = 0
Case 1: Assume 0 < F < N/2. Since K ext > 0 we can write
Now since each vertex of G is incident with up to t external edges such that t ≤ N/2, it follows
By Eq 65 and Eq. 68 we can deduce
Therefore by Eq 66, we have shown H Case 2: Assume that N/2 ≤ F ≤ N and P G (z) = 0. Since |P min G (z)| < |P maj G (z)|, 0 < t ≤ N/2 and 0 < K ext , we can justify the following
From Eq 65, we observe that
which can be used, along with
Thus by Equations 77 and 68,
Therefore by Eq. 66 we have shown H Case 3: Assume that N/2 < F < N and P G (z) = 0. Since 0 < t ≤ N/2 and 0 < K ext , we can justify the following
Since
Thus by Equations 81 and 68,
Therefore by Eq. 66 we have shown H Case 4: Assume that F = N/2 and P G (z) = 0. Since |P min ui (z)| − |P maj ui (z)| ≤ tK ext and t ≤ N/2, we have
Thus by Equation 68,
Therefore by Eq. 66 we have shown H Case 5: Assume that F = N and P G (z) = 0. Since |P maj
Therefore by Eq. 66 we have shown H I (z) for F = N and P G (z) = 0. We have successfully shown Eq. 69 for P G (z) = 0 and Eqs. 70, 71 and 72 for P G (z) = 0. Hence F = 0 corresponds to a ground state. Next we use the above findings to show that each of the vertices of G are logically equivalent to the vertex of G according to Definition B.11, that is, all of the spin states in ground states are the same. To do this we show the following two conditions: 
Thus z gs = z gs after minimising H I and H I , satisfying condition 2.
These two conditions can be summarised as follows. Minimising the two Hamiltonians H I and H I with respect to all spin states of I and I respectively implies that z gs = z gs by condition 2. This implies that for all Z gs ui ∈ Z gs G , Z gs ui = Z gs u by condition 1. Hence (Z gs ui , z gs ) = (Z gs u , z gs ) for all Z gs ui ∈ Z gs G and therefore all vertices of (G, E G ) are logically equivalent to the single vertex of (G , E G ) according to Definition B.11.
For an Ising graph, any vertex of high degree can be replaced with a graph of vertices of lower degrees such that a ground state of the original graph is determined by a ground state of the transformed graph. This can be recursively applied to reduce a vertex of any finite degree to a graph consisting of vertices with at most degree five. To further reduce the maximum degree of a reduced graph to three, two different degree reduction transformations can be used, shown in Figure 5 .
C Complexity of complete degree reduction Figure C.1: Complete degree reduction example (degree 8 → degree 5). The initial graph has N 0 = 1 vertex incident to D 0 = 8 edges and the transformed graph has N 1 = 4 vertices which are each incident to D 1 = 5 edges. All internal edges of the transformed graph have coupling strength greater than or equal to the largest coupling strength magnitude of external edges.
We will now derive the scaling relation for the reduction of a single vertex of arbitrary degree to a graph of vertices with at most degree three. This relation expresses how the number of vertices after degree reduction scales with the initial degree of the vertex. We assume that the following degree reduction procedure is applied. Given a vertex with degree D 0 , apply the complete degree reduction to all vertices recursively until the maximum degree in the graph is at most five. Then, use the degree 5 → 3 reduction to reduce all vertices to a maximum degree of three.
The objective in the following derivations is to find relatively tight upper bounds for how the degree reduction transformations scale. The chosen upper bounds in these calculations are not the tightest possible, because determining the tightest upper bounds further complicates the calculations and is not necessary for achieving a working approximation for the order of scaling.
Let n be the number of degree-reduction steps applied to the graph, D n be the maximum possible degree of each vertex after n reduction steps, and N n be the maximum possible number of vertices in each complete graph of the n th reduction (see Fig. C.1 for an example). For each complete degree reduction step, assume that the degree of all vertices after reducing is at least five, hence D n ≥ 5 and N n ≥ 4 for n ≥ 1.
When applying a complete degree reduction step, the degree of the vertex before reducing it is equal to the number of external edges of the subgraph replacing it, giving the relation
noting that the first factor is the maximum number of external edges incident to a vertex according to complete degree reduction in Theorem B.1. From examining the structure of the complete graph after the n th reduction, D n can also be expressed as
where the first term corresponds to external edges and the second and third correspond to the other vertices of the complete graph. Equating Eq. 100 and Eq. 101 while letting Nn 2 = Nn 2 − α and Nn+1
for N n ≥ 4. Let T k d be the total number of vertices resulting from k degree reduction steps such that after reduction the vertices each have a maximum possible degree of d. By using Eq. 102 recursively, noting the geometric series in the exponents, we get through simplification
Although T k d is an expression for the total number of vertices in terms of k, the goal is to find it in terms of D 0 , the degree of the initial vertex. This can be achieved by expressing k in terms of D n by deriving a recursive relation for D n . Solving Eq. 100 for N n+1 gives,
for D n ≥ 5. By writing Eq. 101 with respect to D n+1 , we get
and substituting Eq. 104 in gives
for D n ≥ 5. So again, using recursion and the geometric series in the exponent, we get
We use the complete degree reduction until every vertex has degree at most five and then apply the more optimized 5 → 3 degree reduction which introduces a factor of nine to the total number of vertices. So, letting D k = 5 in the above equation and solving for k, we get k ≤ log 2 ln(4D 0 /27) ln(20/27) .
After substituting this into Eq. 103, we can apply bounding arguments and Eq. 104 to reduce it to T 5 [D 0 ] ≤ AD 0 ln(D 0 ) log 2 5 for some constant A and where k has been suppressed due to its dependence on D 0 . Finally, using the 5 → 3 degree reduction, the total number of vertices needed to degree reduce the vertices to degree three is
for some constant A . Thus the number of vertices produced by the degree reduction procedure with respect to the degree of the initial vertex is of order
